



Adaptation of Current Signals with Floating-Gate Circuits

ALBERTO PESAVENTO,¹ TIMOTHY HORIUCHI,² CHRIS DIORIO³ AND CHRISTOF KOCH⁴

¹Department of Electrical Engineering, California Institute of Technology, Pasadena, CA, 91125

²Department of Electrical and Computer Engineering, University of Maryland, College Park, MD, 20742

³Department of Computer Science and Engineering, University of Washington, Seattle, WA, 98195-2350

⁴Computation and Neural Systems Program, California Institute of Technology, Pasadena, CA, 91125

E-mail: alberto@klab.caltech.edu; timmer@isr.umd.edu; diorio@cs.washington.edu; koch@klab.caltech.edu

Received December 24, 1999; Accepted January 16, 2001

Abstract. In this paper we present a new, adaptive spatial-derivative circuit for CMOS image sensors. The circuit removes its offset as a natural part of its operation using a combination of electron tunneling and hot-electron injection to add or remove charge on a floating-gate of an auto-zeroing amplifier. We designed, fabricated and successfully tested a chip with the circuit. Test results show that the circuit reduces the offsets by more than an order of magnitude.

Key Words: CMOS visual sensors, fixed-pattern noise removal, floating-gate circuits

1. Introduction

The design of large arrays of analog circuits in VLSI is constrained by the inherent mismatch of transistors from the fabrication process. In photoreceptor arrays, the mismatch can appear as gain and offset errors. Under uniform intensity, such pixels will report slightly different values, producing a “fixed-pattern noise” image. While the removal of fixed-pattern noise is often performed by the subtraction of a calibration image stored on a downstream digital computer, the desire to combine both sensing and processing on the same chip (“smart sensors”), has precipitated the need for a more integrated solution. A common solution to this problem is to measure and store a correction value locally at each pixel which is subtracted before the output.

Although short-term storage can be performed on integrated capacitors, junction leakage from the connected circuitry limits its retention time to seconds, particularly for analog parameters. Floating-gate MOSFETs (MOS transistors with their gate completely surrounded by silicon dioxide), however, can provide an extremely effective charge-storage technique with its retention measured in years. Charge modification techniques using ultra-violet (UV) radiation [1–4] and bidirectional Fowler-Nordheim tunneling (e.g. [5–8]) have both been successfully tested; there are, however, some drawbacks to these techniques such as

the need for a UV light source, multiple high-voltage supplies, or special fabrication processes. Recently, the combination of tunneling and hot-electron injection [9] has emerged as a promising new charge-modification technique that requires only one high-voltage supply and standard CMOS fabrication processes. These types of structures are now being used for many different applications such as on-chip parameter storage (e.g. [1,10,11]) and neural networks (e.g. [12–14]).

As a result of these developments in technology, the use of floating-gate structures for fixed-pattern noise removal in images has been growing steadily in recent years. While earlier work used the UV technique to null offsets in a silicon retina [3], recent approaches have used bidirectional Fowler-Nordheim tunneling [15,16] for storing image offset values.

In applications where the absolute image intensity is not preserved and the local spatial-derivative information is used, spatial-derivative is an appropriate signal to calibrate. This is the situation for many neuromorphic circuits [17] that adapt signals both spatially and temporally.

In this paper we present a new approach to fixed-pattern noise removal, by very slowly adapting the output of the spatial-derivative computation to zero rather than matching the photoreceptor outputs and balancing the spatial derivative circuit. Using the floating-gate auto-zeroing amplifier described by Hasler et al. [18], a

spatial-derivative circuit currently being used in other projects [19,20] was modified to dramatically reduce offset errors, or equivalently, to increase the dynamic range. This circuit uses a combination of electron tunneling to reduce charge and hot-electron injection to increase charge on the transistor gate.

2. Circuit Description

The circuit previously used to compute the spatial-derivative is shown in Fig. 1(a). A transconductance amplifier receives input from two photoreceptors (P_{i+1} and P_{i-1}) and provides an output current that is a sigmoidal function of its differential input and therefore a second-order approximation of the spatial-derivative of the input image. Positive current sourced from the amplifier is pushed into the n-type current mirror (in the bottom part of the pair of stacked mirrors) and negative current is drawn out of the p-type current mirror (in the top part of the circuit). The output arms of the two current mirrors are connected together to provide a bidirectional output current. The two transistors connected

to V_{ref} perform a thresholding operation, preventing very small spatial-derivative currents from appearing in the final output. While this can be desirable to reduce the effects of circuit offsets, it manifests itself as a “dead-zone” in the spatial-derivative transfer characteristics. Other configurations of the pair of stacked mirrors to compute the polarity or the absolute value of the bipolar current have been presented in the literature [19,20].

The new circuit that we present is shown in Fig. 1(b). The pFET differential pair is, in this case, terminated through a pair of diode-connected transistors. The diode-connected transistor on the right is the input to a current mirror which constitutes the input to the inverting auto-zeroing amplifier. This is the new output stage of the differential amplifier. As in the previous case, the output current is either drawn out of, or pushed into, the current mirrors on the top and bottom. The pair of stacked mirrors is a slightly modified version of the previous one to provide more control over the dead-zone created by the threshold voltages of the nFET and pFET transistors in the center.




Fig. 1. (a) Circuit diagram of the old circuit used to compute the spatial-derivative in analog VLSI imagers. (b) Circuit diagram of the adaptive spatial-derivative circuit. Adding the floating-gate amplifier and one bias line to the pair of stacked mirrors allows the circuit to remove offsets continuously.

Before considering the adaptive behavior of the circuit when tunneling and injection are present, let us first describe the principle of operation without considering the auto-zeroing properties of the amplifier.

If the two input voltages V_{i+1} and V_{i-1} are equal, the current provided by the bias transistor is divided equally between the two arms of the differential pair. Let us assume now that in this condition the voltage V_{az} sits at $V_{dd}/2$. When the output voltage of the photoreceptor P_{i+1} increases with respect to P_{i-1} more current starts flowing through the right-hand arm of the differential-pair and into the nFET current mirror. This increased current then pulls V_{az} down. There is a voltage level V_{down} at which the nFET controlled by V_{ref_n} turns on and the pFET mirror starts conducting, thus clamping the V_{az} voltage near V_{down} . The value of V_{down} is set by the threshold voltage of the nFET and by the bias voltage V_{ref_n} . If the difference between V_{i+1} and V_{i-1} keeps increasing then the current flowing through the pFET mirror will increase and V_{az} will remain very close to the same value. Conversely, if V_{i+1} is less than V_{i-1} the current through the diode connected nFET will decrease causing V_{az} to increase until the pFET controlled by V_{ref_p} turns on and the nFET mirror starts conducting. The voltage value at which V_{az} is clamped

in the upswing, V_{up} , is set by the threshold voltage of the pFET and by V_{ref_p} . When V_{az} is between the two clamping voltages the final output of the spatial-derivative is zero; thus, for differential input voltages $\Delta V = V_{i+1} - V_{i-1}$ such that $V_{down} < V_{az} < V_{up}$ the circuit fails to compute the correct spatial-derivative. To avoid this dead-zone in the transfer characteristics, it is necessary to set the bias voltages V_{ref_n} and V_{ref_p} so that the dead-zone is at a minimum. In Fig. 2 we plot different transfer characteristics obtained from the circuit as a function of the value of $\Delta V_{AZ} = V_{up} - V_{down}$.

Let us now consider the behavior of the circuit with the auto-zeroing, floating-gate amplifier [18]. The auto-zeroing, floating-gate amplifier is a simple two transistor amplifier stage, (transistors M1 and M2 in Fig. 1), that has the ability to adapt its steady state output voltage to lie at a value determined largely by fabrication parameters and global circuit variables and minimally by the individual signal levels. This adaptation is performed by modifying the charge on the floating-gate of the pFET transistor. Electrons are removed from the floating-gate by means of Fowler-Nordheim tunneling and added by pFET hot-electron injection [9]. The steady-state output voltage is kept nearly constant by changing the charge on the floating-gate. The amplifier




Fig. 2. Plot of four different transfer characteristics obtained from the new spatial-derivative circuit for different values of $\Delta V_{AZ} = V_{up} - V_{down}$. A careful selection of the bias voltages V_{ref_n} and V_{ref_p} permits a transfer characteristic without a “dead-zone.”

reaches equilibrium when the tunneling current equals the injection current. The hot-electron injection current increases linearly with the source current in the pFET and exponentially with V_{ds} , while the tunneling current increases exponentially with the voltage across the gate oxide ($V_{tunn} - V_{fg}$). The tunneling process tends to turn the pFET transistor off and the injection process tends to turn the transistor on. Because the output of the amplifier directly controls V_{ds} , the amplifier provides a high-gain, negative feedback signal which drives the system to equilibrium. By modifying V_{tunn} and V_{inj} , the steady-state output voltage and the rate of adaptation can be controlled.

Fabrication mismatch is present in any CMOS processes and this usually translates into reduced precision for the circuits that are affected. In the case of the spatial-derivative circuit, if the chip is placed under uniform illumination and the steady-state values of two photoreceptors V_{i-1} and V_{i+1} differ by just a few thermal voltage units ($V_T = kT/q = 25$ mV at room temperature) the output of the amplifier V_{az} will be forced to one of the two clamping voltages. This causes a non-zero value for the spatial-derivative current I_{new} when the desired output value is zero. Using the auto-zeroing floating-gate amplifier, we cancel much of the error caused by fabrication mismatch because the amplifier will counter offsets and drive the output to a known voltage level. Then, in order to obtain a balanced output transfer characteristic of the spatial-derivative circuit, we just need to choose appropriate values for V_{ref-n} and V_{ref-p} such that V_{down} and V_{up} are symmetric with respect to its steady-state value. When the spatial-derivative circuit is used in arrays it is also necessary

that the difference $\Delta V_{AZ} = V_{up} - V_{down}$ matches the amount of variation expected from the statistics of the auto-zeroing amplifiers' equilibrium points. It is worth noticing that in the case of the spatial-derivative circuit, the auto-zeroing amplifier cancels the effects of offset mismatch from both photoreceptors and the spatial-derivative circuit.

3. Test Results

To test the new circuit, we fabricated a chip with an array of 26 photoreceptors connected to 25 new, auto-zeroing spatial-derivative circuits and 25 old, non-adaptive spatial-derivative circuits. We used the photoreceptor developed by Delbrück and Mead [21] that is reported in Fig. 3. To perform a fair comparison, all the transistor sizes of the differential-pair circuits and the stacked current mirrors were kept the same in the two designs. The circuit was fabricated in a $1.2 \mu\text{m}$ double-poly, double-metal, n -well CMOS process.

We performed the experiments by focusing a uniform stimulus onto the chip (i.e., a white screen illuminated by diffuse light). We measured the output of the array of photoreceptors over three orders of magnitude of uniform light conditions. Fig. 4 shows that the photoreceptor offsets are perfectly conserved across three orders of magnitude of light intensities and that there are cases where pairs of adjacent photoreceptors have a difference greater than a thermal voltage V_T . We then measured the ability of the auto-zeroing spatial-derivative circuit to adapt and remove the offsets.




Fig. 3. Schematic of the photoreceptor used in the chip and the symbol used in Fig. 1 to represent it.




Fig. 4. Voltage output of the array of photoreceptors under uniform diffuse illumination at different light intensities.




Fig. 5. Output current of the old spatial-derivative circuit under uniform diffuse illumination.

In Fig. 5 we report the measurements of the non-adaptive spatial-derivative circuit. The output is not perfectly flat as we might expect for a uniform white stimulus. All the current measurements were performed using a current-sense amplifier (i.e., recorded as voltage) and the reported values were obtained by numerically converting voltage back to current. The calculated standard deviation of the current offset for this circuit

was 7.8 nA which, compared to a dynamic range of 340 nA gives a “resolution” of 4.4 bits (for dynamic range we intend the difference between the positive and negative saturation values of the transfer characteristic).

In our first series of tests of the auto-zeroing spatial-derivative circuit, we raised the tunneling and injection voltages and we let the array of auto-zeroing amplifiers adapt to their equilibrium point. By varying both the

tunneling and injection voltages the time-constant of floating-gate circuits like the one in Fig. 1 can be adjusted from values of seconds to thousands of seconds [22]. In our experiments the voltage range for the tunneling voltage, V_{tunn} , was between 25 and 30 V and the range for the injection voltage, V_{inj} , was from 7.5 V to 8.5 V. All the results reported here were obtained using a tunneling voltage of 26 V and an injection voltage of 7.7 V. The tunneling and injection voltages are much

lower in modern submicron processes. In Fig. 6 we report the output of the auto-zeroing spatial-derivative circuit both before we started the adaptation process and after the equilibrium was reached. The effect of the auto-zeroing amplifier is a dramatic reduction of the peak value of the offset by a factor of 20. The calculated standard deviation of the offset after adaptation is about 1.2 nA. We can now compare in Fig. 7 the offset after the adaptation process with the constant




Fig. 6. Comparison of the output current of the new spatial-derivative circuit before and during continuous time adaptation.




Fig. 7. Comparison of the output current of the old spatial-derivative circuit and the new circuit during continuous time adaptation.

offset of the non-adaptive circuit. The current offset of the auto-zeroing circuit is sensibly lower than the one of the non-adaptive circuit, the peak of the new circuit is about one order of magnitude lower than the peak of the old circuit and the standard deviation ratio is about 6 to 1 in favor of the new scheme. Considering that the dynamic range of the auto-zeroing circuit was 235 nA the corresponding resolution was about 6.4 bits compared to the 4.4 bits of the non-adaptive circuit.

It is possible to obtain even better results if we use only the injection mechanism in the auto-zeroing amplifier. We will call this procedure “one-time” adaptation because, contrary to the continuous time adaptation described before, the adaptation is performed only once for every array of spatial-derivative circuits. In this case, after setting the injection voltage to the appropriate value, the voltage V_{cntl} is increased (thus raising the floating-gate and reducing the current in the pFET transistor) so the output of the floating-gate amplifiers drops to a lower voltage. In this situation, the injection process becomes active and adds electrons onto the floating-gate until the pFET transistor drives the output of the amplifier high enough to turn the injection process off. With this procedure it was possible to further reduce the offsets of the spatial-derivative circuit, as shown in Fig. 8 where we compare the final offsets obtained with the two different methods. Even more significant are the benefits of this procedure if we

compare the remaining offsets after the one-time adaptation procedure, with the offset of the non-adaptive circuit in Fig. 9. The calculated standard deviation of the offset noise obtained with the one-time adaptation was 0.3 nA, a factor of 26 smaller than the offset noise in the non-adaptive circuit. The computed resolution for this case was 8.5 bits with a gain of four bits with respect to the non-adaptive circuit. The results for the auto-zeroing circuit were obtained by setting the biases voltages V_{ref-n} and V_{ref-p} in such a way that the dead-zone of the transfer characteristic was negligible with respect its linear range. Finally, in Fig. 10 we compare the output of the floating-gate amplifiers before and after the one-time adaptation. One drawback of this procedure is that the adaptation is performed only once and then unless tunneling is resumed the electrons are permanently stored on the floating-gates. Another important point is that, in the one-time adaptation case, the biasing of the pFET transistor of the floating-gate amplifier becomes critical to the correct functioning of the circuit. Temperature shifts could change the bias condition and therefore change the equilibrium point of the amplifier output. Temperature compensation could be possible by controlling the temperature dependence of the bias current in the differential-pair to match the dependence in the pFET transistor current.

Indirect evidence suggests that the reason the one-time adaptation is more accurate than the continuous




Fig. 8. Comparison of the output current of the new spatial-derivative circuit during continuous time adaptation and after one-time adaptation.




Fig. 9. Comparison of the output current of the old spatial-derivative circuit and the new circuit after one-time time adaptation.




Fig. 10. Comparison of the output of the amplifiers' V_{az} before and after one-time adaptation.

adaptation is because the injection process is better matched across the chip than is the tunneling process. Consequently, turning off the tunneling reduces the errors.

In the injection-only case, once the pFET has largely balanced the input current, V_{ds} is reduced (output rises)

until the injection shuts itself off. Since there is no tunneling current to balance, the equilibrium voltage only depends on the transistor matching. The actual gain of the injection process (which is a function of input current) only affects the rate at which the equilibrium is approached.

4. Discussion

In this paper we have presented a circuit for auto-zeroing a current signal as applied to a visual processing task. First, the array of offset-ridden current signals was balanced by a floating-gate auto-zeroing amplifier. Second, adjustable thresholds were introduced to prevent any remaining offsets from appearing at the output. The adaptation was achieved by adding a floating-gate amplifier and one extra circuit parameter. In comparison to previous designs, offset “noise” was reduced by more than an order of magnitude. It should be noted that the technique of offset correction *after* the differential-pair, while zeroing the final output, does not correct the imbalance produced by the offsets. Such an imbalance results in an asymmetrical output characteristic.

We also demonstrated two different strategies for adaptation, a one-time (injection-only) calibration routine and a continuously-adapting strategy (tunneling and injection). While the one-time calibration strategy provides a lower offset error after adaptation, we are most interested in the use of continuous calibration for systems that require very long periods of operation without intervention. As imaging systems are in operation over long periods of time and are exposed to the environment, persistent offsets from dirty optics or circuit failure can increasingly impair performance.

While one technique for reducing the effect of fabrication offsets is to increase the size of all of the transistors or improve the fabrication process, another is to make the circuit layout very small and utilize an adaptive system. In the chip we presented, all of the transistors were $6\lambda \times 6\lambda$, leaving room for further reduction in layout area in future designs. While both approaches to offset reduction are valid, the adaptive approach is attractive due to the potential for ignoring bad pixels and its ability to compensate for unforeseen changes in the system over time.

It should be noted that the work presented here is different from other work in the literature [15,16], in that the sensor’s output is not an image to be used by a downstream computer, rather it is intended to be used in a fully-integrated computational sensor [20] or in a larger system that requires pre-processed data. It is for this reason that adaptive photoreceptors are used and the spatial-derivative is used to calibrate the system rather than the image intensity. This adaptation strategy, however, does make the assumption that the visual world the sensor experiences has zero-mean spatial-derivative statistics over a time-interval comparable to the adapta-

tion time-constant. For an autonomous, mobile visual system viewing natural scenes, the zero-mean assumption of the continuous adaptation approach is likely to be reasonable.

The brain has long been an inspiration to engineers for reasons of both computational ability and adaptability, however, attempts to mimic even the smallest portions of it have fallen surprisingly short. While early attempts to build neural circuits used small numbers of discrete components, recent approaches have utilized VLSI technology. Neuromorphic analog VLSI chips [17], while space and power efficient, have often been criticized for their lack of precision and lack of realistic memory structures. The recent surge in development of non-volatile analog parameter storage on silicon and the rapid growth of knowledge in neuroscience (where memory and computation are inextricably intermingled), however, have made neuromorphic analog VLSI systems a viable technology for designing tomorrow’s extremely-low-power, smart sensors and systems.

Acknowledgments

This work was supported by a Learning and Intelligent Systems (LIS) Grant (BES-9720353) from the National Science Foundation (NSF) and by the NSF supported Center for Neuromorphic Systems Engineering at Caltech.

References

1. Cauwenberghs, G., Neugebauer, C. F. and Yariv, A., “Analysis and verification of an analog VLSI incremental outer-product learning system.” *IEEE Trans. on Neural Networks* 3(3), pp. 488–497, 1992.
2. Glasser, L. A., “A UV write-enabled PROM.” In: H. Fuchs (ed.), *Chapel Hill Conference on VLSI*, Computer Science Press, Rockville, MD, 1985, pp. 61–65.
3. Mead, C., “Adaptive Retina.” In: C. Mead and M. Ismail (eds.), *Analog VLSI Implementation of Neural Systems*. Kluwer Academic Publishers, Boston, MA, 1989, pp. 239–246.
4. Kerns, D. A., “Experiments in very large-scale analog computation.” Ph.D. Thesis, Electrical Engineering, California Institute of Technology, 1993.
5. Lenzlinger, M. and Snow, E. H., “Fowler-Nordheim tunneling into thermally grown SiO₂.” *Journal of Applied Physics* 40(1), pp. 278–283, 1969.
6. Sackinger, E. and Guggenbuhl, W., “An analog trimming circuit based on a floating-gate device.” *IEEE Journal of Solid State Circuits* SC-23, pp. 1437–1440, 1998.
7. Carley, L. R., “Trimming analog circuits using floating-gate

- analog MOS memory." *IEEE J. Solid State Circ.* 24(6), pp. 1569–1575, 1989.
8. Lande, T. S., Ranjbar, H., Ismail, M. and Berg, Y., "An analog floating-gate memory in a standard digital technology," in *Proc. 5th Intl. Conf. on Microelectronics for Neural Networks and Fuzzy Systems - MicroNeuro96*. IEEE Computer Society Press, Lausanne, Switzerland, Los Alamitos, CA, February 12–14, pp. 271–276, 1996.
 9. Diorio, C., Hasler, P., Minch, B. and Mead, C., "A complementary pair of four-terminal silicon synapses." *Analog Integrated Circuits and Signal Processing* 13(1/2), pp. 153–166, 1997.
 10. Harrison, R. R., Hasler, P. and Minch, B. A., "Floating-gate CMOS analog memory cell array," in *Proceedings of the 1998 IEEE ISCAS Meeting*. Monterey, CA, pp. 204–207, 1998.
 11. Lazzaro, J., Wawrzyniek, J. and Kramer, A., "Systems technologies for silicon auditory models." *IEEE Micro* 14(3), pp. 7–15, 1994.
 12. Sin, C. K., Kramer, A., Hu, V., Chu, R. R. and Ko, P. K., "EEPROM as an analog storage device, with particular applications in neural networks." *IEEE Trans. on Electron Devices* 39(6), pp. 1410–1419, 1992.
 13. Castro, H., Tam, S. and Holler, M., "Implementation and performance of an analog non-volatile neural-network." *Analog Integrated Circuit and Signal Processing* 4(2), pp. 97–113, 1993.
 14. Murray, A. F., Churcher, S., Hamilton, A., Holmes, A. J., Jackson, G. B., Reekie, H. M. and Woodburn, R. J., "Pulse stream VLSI neural networks." *IEEE Micro* 14(3), pp. 29–39, 1994.
 15. Devos, F., Zhang, M., Ni, Y. and Pone, J. F., "Trimming CMOS smart imager with tunnel-effect nonvolatile analog memory." *Electronic Letters* 29(20), pp. 1766–1767, 1993.
 16. Aslam-Siddiqi, A., Brockherde, W., Schanz, M. and Hosticka, B. J., "A 128-pixel CMOS image sensor with integrated analog nonvolatile memory." *IEEE Journal of Solid-State Circuits* 33(10), pp. 1497–1501, 1998.
 17. Douglas, R., Mahowald, M. and Mead, C., "Neuromorphic analogue VLSI." In: W. M. Cowan, E. M. Shooter, C. F. Stevens and R. F. Thompson (eds.), *Annual Reviews in Neuroscience*, Annual Reviews Inc., Palo Alto, CA, 1995, vol. 18, pp. 255–281.
 18. Hasler, P., Minch, B. A., Diorio, C. and Mead, C. A., "An autozeroing amplifier using PFET hot-electron injection," in *Proceedings of the 1996 IEEE ISCAS Meeting*, Atlanta, pp. 325–328, 1996.
 19. Kramer, J. and Indiveri, G., "Neuromorphic vision sensors and preprocessors in system applications," *Advanced Focal Plane Arrays and Electronic Cameras (AFPAC'98)*. Zürich, Switzerland, 1998.
 20. Horiuchi, T. K., Morris, T. G., Koch, C. and DeWeerth, S. P., "Analog VLSI circuits for attention-based visual tracking." In: M. Mozer, M. Jordan and T. Petsche (eds.), *Advances in Neural Processing Systems 9*, MIT Press, 1997, pp. 706–712.
 21. Delbrück, T. and Mead, C. A., "Photoreceptor circuit with a wide dynamic range." *CNS Memo* 30, California Institute of Technology, 1996.
 22. Diorio, C., "Neurally inspired silicon learning: from synapse transistors to learning arrays." Ph.D. Thesis, Electrical Engineering, California Institute of Technology, 1997.

Alberto Pesavento received a Dr. Eng. degree in electrical engineering from the University of Padova, Italy, in 1995 and the M.S. in electrical engineering from the California Institute of Technology in 1997. He is currently a Ph.D. student in the Electrical Engineering Department at the California Institute of Technology. His main research interests are analog and mixed-signal VLSI, neuromorphic analog VLSI and signal processing.

Timothy Horiuchi received his B.S. in electrical engineering in 1989 and his Ph.D. in computation and neural systems in 1997 from the California Institute of Technology in Pasadena, CA. His dissertation focused on the development of neuromorphic analog VLSI techniques for modeling the neural circuits that control the primate oculomotor system. His postdoctoral work investigating the use of pulse representations for both computation and communication was performed at the Krieger Mind/Brain Institute at the Johns Hopkins University. Now, as an assistant professor with the University of Maryland, College Park in the Electrical and Computer Engineering Dept and the Institute for Systems Research, he is continuing his investigation on the neural basis of task-oriented sensorimotor interactions using the bat echolocation system as a model.

Chris Diorio received his B.A. in physics from Occidental College in 1983, and his M.S. and Ph.D. in electrical engineering from the California Institute of Technology in 1984 and 1997, respectively. He is presently an assistant professor of computer science and engineering at the University of Washington. His research focuses on building electronic circuits and systems that mimic the computational and organizational principles found in the nervous systems of living organisms. He received an ONR Young Investigator Award in 2001, an Alfred P. Sloan Foundation Research Fellowship in 2000, a Presidential Early Career Award in Science and Engineering (PECASE) in 1999, a Packard Foundation Fellowship in 1998, an NSF CAREER Award in 1998, and the Electron Devices Society's Paul Rappaport Award in 1996. He has worked as a senior staff engineer at TRW, Inc., as a senior staff scientist at American Systems Corporation, and as a technical consultant at The Analytic Sciences Corporation. Dr. Diorio is a member of the IEEE.

Dr. Christof Koch was born in Kansas City, Missouri, in 1956 and studied physics and philosophy at the University of Tübingen in Germany. He was awarded his Ph.D. in biophysics from the Max Planck Institute for Biological Cybernetics in Tübingen in 1982. He worked until 1986 at MIT's Artificial Intelligence Laboratory before joining the Computation and Neural System (CNS) program at the California

Institute of Technology where he is now a full professor of computation and neural system and executive officer of the CNS department. His research interests include the biophysical mechanism underlying information storage and processing in individual neurons, neuromorphic vision chips, and the neuronal basis of visual awareness and consciousness.